



TE0818 StarterKit

Revision v.14

Exported on 2023-06-14

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0818+StarterKit>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	4
3	Table of Tables	5
4	Overview	7
4.1	Key Features	7
4.2	Revision History	7
4.3	Release Notes and Know Issues	8
4.4	Requirements	9
4.4.1	Software	9
4.4.2	Hardware	10
4.5	Content	11
4.5.1	Design Sources	12
4.5.2	Additional Sources	12
4.5.3	Prebuilt	12
4.5.4	Download	13
5	Design Flow	14
6	Launch	16
6.1	Programming	16
6.1.1	Get prebuilt boot binaries	16
6.1.2	QSPI-Boot mode	16
6.1.3	SD-Boot mode	16
6.1.4	JTAG	17
6.2	Usage	17
6.2.1	Linux	17
6.2.2	Vivado HW Manager	18
7	System Design - Vivado	19
7.1	Block Design	19
7.1.1	PS Interfaces	19
7.2	Constraints	20
7.2.1	Basic module constraints	20
7.2.2	Design specific constraints	20
8	Software Design - Vitis	23
8.1	Application	23
8.1.1	zynqmp_fsbl	23
8.1.2	zynqmp_fsbl_flash	23
8.1.3	zynqmp_pmufw	23
8.1.4	hello_te0818	23
8.1.5	u-boot	24
9	Software Design - PetaLinux	25
9.1	Config	25

9.2	U-Boot.....	25
9.3	Device Tree	26
9.4	FSBL patch.....	33
9.5	Kernel.....	33
9.6	Rootfs.....	34
9.7	Applications.....	34
9.7.1	startup	34
9.7.2	webfwu	34
10	Additional Software	35
10.1	SI5345	35
11	App. A: Change History and Legal Notices	36
11.1	Document Change History.....	36
11.2	Legal Notices	36
11.3	Data Privacy.....	36
11.4	Document Warranty	37
11.5	Limitation of Liability	37
11.6	Copyright Notice	37
11.7	Technology Licenses.....	37
11.8	Environmental Protection	37
11.9	REACH, RoHS and WEEE	37

2 Table of Figures

Figure 1: Block Design	19
------------------------------	----

3 Table of Tables

Table 1: Design Revision History	7
Table 2: Known Issues.....	8
Table 3: Software	9
Table 4: Hardware Modules.....	10
Table 5: Hardware Carrier.....	11
Table 6: Additional Hardware.....	11
Table 7: Design sources	12
Table 8: Additional design sources	12
Table 9: Prebuilt files (only on ZIP with prebuilt content).....	12
Table 10: Vivado Hardware Manager	18
Table 11: PS Interfaces.....	19
Table 12: Document change history.	36

4 Overview

Refer to <http://trenz.org/te0818-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- Vitis/Vivado 2021.2.1
- TEBF0818
- Linux
- USB
- ETH
- MAC from EEPROM
- PCIe
- SATA
- SD
- I2C
- RGPIIO
- Display Port (DP)
- user LED access
- Modified FSBL for Si5345 programming

4.2 Revision History

Date	Vivado	Project Built	Authors	Description
2023-02-14	2021.2.1	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_20_20230214112518.zip TE0818-StarterKit-vivado_2021.2-build_20_20230214112518.zip	Manuela Strücker	<ul style="list-style-type: none">• new assembly variants
2022-09-12	2021.2.1	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_15_20220912092618.zip TE0818-StarterKit-vivado_2021.2-build_15_20220912092618.zip	Manuela Strücker	<ul style="list-style-type: none">• update board part files compatible to Vivado 2021.2.1

Date	Vivado	Project Built	Authors	Description
2022-05-12	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_14_20220512120454.zip TE0818-StarterKit-vivado_2021.2-build_14_20220512120454.zip	Manuela Strücker	<ul style="list-style-type: none"> new assembly variant
2022-02-24	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_11_20220224094436.zip TE0818-StarterKit-vivado_2021.2-build_11_20220224094436.zip	Manuela Strücker	<ul style="list-style-type: none"> bugfix (read MAC from EEPROM)
2022-02-03	2021.2	TE0818-StarterKit_noprebuilt-vivado_2021.2-build_11_20220203074431.zip TE0818-StarterKit-vivado_2021.2-build_11_20220203074431.zip	John Hartfiel	<ul style="list-style-type: none"> initial release

Table 1: Design Revision History

4.3 Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
Xilinx Software	Incompatibility of board files for ZynqMP with eMMC activated between	use corresponding board files for the Vivado versions	--

Issues	Description	Workaround	To be fixed version
	2021.2 and 2021.2.1 patch, see Xilinx Forum Request¹		
MAC from EEPROM	The MAC address stored in the EEPROM is not read out and initialised correctly during start-up. This is caused by two I2C expanders each switched to the same EEPROM with the same address i2cswitch@73 --> i2c@5 --> reg = <0x50> and i2cswitch@77 --> i2c@4 --> reg = <0x50>	Switching the second I2C expander (i2cswitch@77) to another channel in the fsbl solves the error during the start-up procedure.	Solved with 20220224 update

Table 2: Known Issues

4.4 Requirements

4.4.1 Software

Software	Version	Note
Vitis	2021.2.1	needed, Vivado is included into Vitis installation
PetaLinux	2021.2	needed
SI ClockBuilder Pro	---	optional

Table 3: Software

¹ https://support.xilinx.com/s/feed/0D54U00005Wbon6SAB?language=en_US

4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).²

Complete List is available on "<project folder>\board_files*_board_files.csv"

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0818-01-9GI21-A*	9eg_2i_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9BE21-A	9eg_1e_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-S001	6eg_1e_4gb	REV01	4GB	128MB	NA	NA	without PLL
TE0818-01-S002	9eg_2i_4gb_B	REV01	4GB	128MB	NA	NA	NA
TE0818-01-S003	9eg_2i_4gb_B	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9BE21-AZ	9eg_1e_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9GI21-AK	9eg_2i_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE21-A	15eg_1e_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-BBE21-AZ	15eg_1e_4gb_D	REV01	4GB	128MB	NA	NA	NA
TE0818-01-9BI41-X	9eg_1i_8gb_D	REV01	8GB	128MB	NA	NA	NA

Table 4: Hardware Modules

² <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

* used as reference

Design supports following carriers:

Carrier Model	Notes
TEBF0818	

Table 5: Hardware Carrier

* used as reference

Additional HW Requirements:

Additional Hardware	Notes
Display Port Monitor	Optional HW Not all monitors are supported, also Adapter to other Standard can make trouble. Design was tested with DELL U2412M
USB Keyboard	Optional HW Can be used to get access to console which is show on Display Port
USB Stick	Optional HW USB was tested with USB memory stick
SATA Disk	Optional HW
PCIe Card	Optional HW
ETH cable	Optional HW Ethernet works with DHCP, but can be setup also manually
SD card	with fat32 partition

Table 6: Additional Hardware

* used as reference

4.5 Content

For general structure and usage of the reference design, see [Project Delivery - Xilinx devices](https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices)³

³ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

4.5.1 Design Sources

Type	Location	Notes
Vivado	<project folder>\block_design <project folder>\constraints <project folder>\ip_lib <project folder>\board_files	Vivado Project will be generated by TE Scripts
Vitis	<project folder>\sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<project folder>\os\petalinux	PetaLinux template with current configuration

Table 7: Design sources

4.5.2 Additional Sources

Type	Location	Notes
SI5345	<project folder>\misc\PLL\Si5345	SI5345 Project with current PLL Configuration
init.sh	<project folder>\misc\sd\	Additional Initialization Script for Linux

Table 8: Additional design sources

4.5.3 Prebuilt

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File

File	File-Extension	Description
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
Boot Script-File	*.scr	Distro Boot Script file
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Device Tree	*.dts	Device tree (2 possible, one for u-boot and one for linux)
Hardware-Platform-Description-File	*.xsa	Exported Vivado hardware description file for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Table 9: Prebuilt files (only on ZIP with prebuilt content)

4.5.4 Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0818 "Starterkit" Reference Design](#)⁴

⁴ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0818/Reference_Design/2021.2/StarterKit

5 Design Flow

! Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools](#)⁵
- [Vivado Projects - TE Reference Design](#)⁶
- [Project Delivery](#).⁷

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/Vitis GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)⁸

! **Caution!** Win OS has a 260 character limit for path lengths which can affect the Vivado tools. To avoid this issue, use Virtual Drive or the shortest possible names and directory locations for the reference design (for example "x:\<project folder>")

1. Run _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

_create_win_setup.cmd/_create_linux_setup.sh

```
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: <absolute project path>
-----
-----TE Reference Design-----
-----
-- (0)  Module selection guide, project creation...prebuilt export...
-- (1)  Create minimum setup of CMD-Files and exit Batch
-- (2)  Create maximum setup of CMD-Files and exit Batch
-- (3)  (internal only) Dev
-- (4)  (internal only) Prod
-- (c)  Go to CMD-File Generation (Manual setup)
-- (d)  Go to Documentation (Web Documentation)
-- (g)  Install Board Files from Xilinx Board Store (beta)
-- (a)  Start design with unsupported Vivado Version (beta)
-- (x)  Exit Batch (nothing is done!)
-----
Select (ex.: '0' for module selection guide):
```

2. Press 0 and enter to start "Module Selection Guide"
3. Create project and follow instructions of the product selection guide, settings file will be configured automatically during this process.


⁵ <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDDevelopmentTools-XilinxSoftware-BasicUserGuides>

⁶ <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

⁷ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

⁸ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>


- optional for manual changes: Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui mode.cmd"

 Note: Select correct one, see also [Vivado Board Part Flow](#)⁹


4. Create hardware description file (.xsa file) for PetaLinux project and export to prebuilt folder

run on Vivado TCL (Script generates design and export files into "\prebuilt\hardware\")

```
\prebuilt\hardware\")">
TE::hw_build_design -export_prebuilt
```

 Using Vivado GUI is the same, except file export to prebuilt folder.


5. Create and configure your PetaLinux project with exported .xsa-file, see [PetaLinux KICKstart](#)¹⁰
 - use TE Template from "<project folder>\os\petalinux"
 - use exported .xsa file from "<project folder>\prebuilt\hardware<short name>". **Note:** HW Export from Vivado GUI creates another path as default workspace.
 - The build images are located in the "<plnx-proj-root>/images/linux" directory
6. Configure the **boot.scr** file as needed, see [Distro Boot with Boot.scr](#)¹¹
7. Copy PetaLinux build image files to prebuilt folder
 - copy **u-boot.elf**, **u-boot.dtb**, **system.dtb**, **image.ub** and **boot.scr** from "<plnx-proj-root>/images/linux" to prebuilt folder

 "<project folder>\prebuilt\os\petalinux<ddr size>" or "<project folder>\prebuilt\os\petalinux<short name>"

8. Generate Programming Files with Vitis

run on Vivado TCL (Script generates applications and bootable files, which are defined in "test_board\sw_lib\apps_list.csv")

```
TE::sw_run_vitis -all
TE::sw_run_vitis (optional; Start Vitis from Vivado GUI or start with TE
Scripts on Vivado TCL)
```

 TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)¹²

⁹ <https://wiki.trenz-electronic.de/display/PD/Vivado+Board+Part+Flow>


¹⁰ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

¹¹ <https://wiki.trenz-electronic.de/display/PD/Distro+Boot+with+Boot.scr>

¹² <https://wiki.trenz-electronic.de/display/PD/Vitis>

6 Launch


6.1 Programming

 Check Module and Carrier TRMs for proper HW configuration before you try any design. Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Xilinx documentation for programming and debugging: [Vivado/Vitis/SDSoC-Xilinx Software Programming and Debugging](#)¹³

6.1.1 Get prebuilt boot binaries

1. Run `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select create and open delivery binary folder

 Note: Folder "<project folder>_binaries_<Article Name>" with subfolder "boot_<app name>" for different applications will be generated

6.1.2 QSPI-Boot mode

Option for **Boot.bin** on QSPI Flash

1. Connect **JTAG** and power on carrier with module
2. Open Vivado Project with "vivado_open_existing_project_gui mode.cmd" or if not created, create with "vivado_create_project_gui mode.cmd"

run on Vivado TCL (Script programs BOOT.bin on QSPI flash)

```
TE::pr_program_flash -swapp hello_te0818
```

3. Set Boot Mode to **QSPI-Boot**.
 - Depends on Carrier, see carrier TRM.

6.1.3 SD-Boot mode

1. Copy **image.ub**, **boot.src** and **Boot.bin** on **SD**
 - use files from "<project folder>_binaries_<Article Name>\boot_linux" from generated binary folder, see: [Get prebuilt boot binaries](#)(see page 16)
 - or use prebuilt file location, see "<project folder>\prebuilt\file_location.txt"
2. Set Boot Mode to SD-Boot.
 - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.


¹³ <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDDevelopmentTools-XilinxSoftwareProgrammingandDebugging>


6.1.4 JTAG

Not used on this example.

6.2 Usage

1. Prepare HW like described on section [Programming](#)(see page 16)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card as Boot Mode (or QSPI - depending on step 1)

 Note: See TRM of the Carrier, which is used.

 Starting with Petalinux version 2020.1, the industry standard "Distro-Boot" boot flow for U-Boot was introduced, which significantly expands the possibilities of the boot process and has the primary goal of making booting much more standardised and predictable. The boot options described above describe the common boot processes for this hardware; other boot options are possible. For more information see [Distro Boot with Boot.scr](#)¹⁴

4. (Optional with TEBF0818) Insert PCIe Card (detection depends on Linux driver. Only some basic drivers are installed)
5. (Optional with TEBF0818) Connect SATA Disc
6. (Optional with TEBF0818) Connect Display Port Monitor (List of usable Monitors: <https://www.xilinx.com/support/answers/68671.html>)
7. (Optional with TEBF0818) Connect Network Cable
8. Power On PCB

boot process

1. ZynqMP Boot ROM loads FSBL from SD/QSPI into OCM,
2. FSBL init the PS, programs the PL using the bitstream and loads PMU, ATF and U-boot from SD/QSPI into DDR,
3. U-boot loads Linux (**image.ub**) from SD/QSPI/... into DDR

6.2.1 Linux

1. Open Serial Console (e.g. putty)
 - Speed: 115200
 - select COM Port

 Win OS, see device manager, Linux OS see dmesg |grep tty (UART is *USB1)

2. Linux Console:

```
# password default disabled with 2021.2 petalinux release
```

¹⁴ <https://wiki.trenz-electronic.de/display/PD/Distro+Boot+with+Boot.scr>

```
petalinux login: root
Password: root
```

Note: Wait until Linux boot finished

3. You can use Linux shell now.

```
i2cdetect -y -r 0    (check I2C 0 Bus, replace 0 with other bus number is
also possible)
dmesg | grep rtc     (RTC check)
udhpc                (ETH0 check)
lsusb                (USB check)
lspci                (PCIe check)
```

4. Option Features

- Webserver to get access to ZynqMP
 - insert IP on web browser to start web interface
- init.sh scripts
 - add init.sh script on SD, content will be load automatically on startup (template included in "<project folder>\misc\SD")

6.2.2 Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)

- RGPIO Interface (**Important:** CPLD Firmware REV07 or newer is needed) for Control and Monitoring:
 - Set Enable to send Write date over RGPIO interface.
 - **CPLD Description: TEBF0818 CPLD**¹⁵
 - Buttons, LEDs, Status...
- Control:
 - LEDs: XMOD 2 (without green dot) and HD LED are accessible.
 - CAN_S

Name	Value	Act.	Direct...	VIO
zusys_iRGPIOIo_rgpiio_s_enable	[B] 1	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_23d12_PQ[11:0]	[H] FFF	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_23d12_umuse[4:15:0]	[H] 0000	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_11d8_bootmode[3:0]	[H] 5	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_7d8_EREST[1:0]	[H] 0	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_7d8_data[7:0]	[H] 1F	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_5d8_SD_CD[1:0]	[H] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_3_unused	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_2_xmod1_button	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_1_S5_2_bootmode	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_s_3_S5_1_bootmode	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_enable	[B] 1	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_23d12_umuse[4:11:0]	[H] 000	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_23_PJTAG_SRST	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_22_PJTAG_TRST	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_21_FMC_CLKDIR	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_20_SD_VIP	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_19_reserved	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_18_S5_4_FMCVADJ	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_17_S5_3_USER	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_16_MIOCCBUTTOR	[B] 1	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_15d12_PHW_LED[2:0]	[H] 7	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_12_CAN_FAULT	[B] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_11d8_umuse[3:0]	[H] 0	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_11d8_MUX[3:0]	[H] 0	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_7d8_umuse[4:1:0]	[H] 0	Output		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_7d8_data[7:0]	[H] 1F	Input		hw_vio_1
zusys_iRGPIOIo_rgpiio_m_5d8_Jedst[5:0]	[H] 00	Output		hw_vio_1

Name	Value	Act.	Direct...	VIO
zusys_iVio_CAN_0_S	[B] 0	Output		hw_vio_2
zusys_iVio_LED_HD	[B] 0	Output		hw_vio_2
zusys_iVio_LED_XMOD2	[B] 0	Output		hw_vio_2

Table 10: Vivado Hardware Manager

¹⁵ <https://wiki.trenz-electronic.de/display/PD/TEBF0818+CPLD>

7 System Design - Vivado

7.1 Block Design




Figure 1: Block Design

7.1.1 PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
CAN0	EMIO
I2C0	MIO
PJTAG0	MIO
UART0	MIO
GPIO0	MIO

Type	Note
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO/GTP
PCIe	MIO/GTP
SATA	GTP
Display Port	EMIO/GTP

Table 11: PS Interfaces

7.2 Constraints

7.2.1 Basic module constraints

_i_bitgen.xdc

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

7.2.2 Design specific constraints

_i_io.xdc

```
#System Controller IP
#LED_HD SC0 J3:C13
#LED_XMOD SC17 J3:B19
#CAN RX SC19 J3:B23
#CAN TX SC18 J3:B22
#CAN S SC16 J3:B18

#HDIO_SC0 J14
set_property PACKAGE_PIN J14 [get_ports BASE_sc0]
#HDIO_SC5 G13
```

```

set_property PACKAGE_PIN G13 [get_ports BASE_sc5]
#HDIO_SC6     J15
set_property PACKAGE_PIN J15 [get_ports BASE_sc6]
#HDIO_SC7     K15
set_property PACKAGE_PIN K15 [get_ports BASE_sc7]
#HDIO_SC10    A15
set_property PACKAGE_PIN A15 [get_ports BASE_sc10_io]
#HDIO_SC11    B15
set_property PACKAGE_PIN B15 [get_ports BASE_sc11]
#HDIO_SC12    C13
set_property PACKAGE_PIN C13 [get_ports BASE_sc12]
#HDIO_SC13    C14
set_property PACKAGE_PIN C14 [get_ports BASE_sc13]
#HDIO_SC14    E13
set_property PACKAGE_PIN E13 [get_ports BASE_sc14]
#HDIO_SC15    E14
set_property PACKAGE_PIN E14 [get_ports BASE_sc15]
#HDIO_SC16    A13
set_property PACKAGE_PIN A13 [get_ports BASE_sc16]
#HDIO_SC17    B13
set_property PACKAGE_PIN B13 [get_ports BASE_sc17]
#HDIO_SC18    A14
set_property PACKAGE_PIN A14 [get_ports BASE_sc18]
#HDIO_SC19    B14
set_property PACKAGE_PIN B14 [get_ports BASE_sc19]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc16]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]

# Audio Codec
#LRCLK        J3:49 B47_L9_N
#BCLK         J3:51 B47_L9_P
#DAC_SDATA    J3:53 B47_L7_N
#ADC_SDATA    J3:55 B47_L7_P

#LRCLK G14
set_property PACKAGE_PIN G14 [get_ports I2S_lrclk ]
#BCLK G15
set_property PACKAGE_PIN G15 [get_ports I2S_bclk ]
#DAC_SDATA E15
set_property PACKAGE_PIN E15 [get_ports I2S_sdin ]
#ADC_SDATA F15
set_property PACKAGE_PIN F15 [get_ports I2S_s dout ]
set_property IOSTANDARD LVCMOS18 [get_ports I2S_lrclk ]

```

```
set_property IOSTANDARD LVCMOS18 [get_ports I2S_bclk ]  
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdin ]  
set_property IOSTANDARD LVCMOS18 [get_ports I2S_sdout ]
```

8 Software Design - Vitis

For Vitis project creation, follow instructions from:

Vitis¹⁶

8.1 Application

Template location: "<project folder>\sw_lib\sw_apps\"

8.1.1 zynqmp_fsbl

TE modified 2021.2 FSBL

General:

- Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c (search for 'TE Mod' on source code)
- Add Files: te_xfsbl_hooks.h/.c (for hooks and board)
- General Changes:
 - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with te_ *
 - Si5345 Configuration
 - OTG+PCIe Reset over MIO
 - I2C MUX for EEPROM MAC

8.1.2 zynqmp_fsbl_flash

TE modified 2021.2 FSBL

General:

- Modified Files: xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c
- General Changes:
 - Display FSBL Banner
 - Set Boot Mode to JTAG

8.1.3 zynqmp_pmufw

Xilinx default PMU firmware.

8.1.4 hello_te0818

Hello TE0818 is a Xilinx Hello World example as endless loop instead of one console output.

¹⁶ <https://wiki.trenz-electronic.de/display/PD/Vitis>

8.1.5 u-boot

U-Boot.elf is generated with PetaLinux. Vitis is used to generate Boot.bin.

9 Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)¹⁷

9.1 Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- select SD default instead of eMMC:
 - CONFIG_SUBSYSTEM_PRIMARY_SD_PSU_SD_1_SELECT=y
- generate u-boot.dtb:
 - CONFIG_SUBSYSTEM_UBOOT_EXT_DTB=y
- add new flash partition for bootscr and sizing
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART0_SIZE=0xA00000
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART2_SIZE=0x2000000
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART3_NAME="bootscr"
 - CONFIG_SUBSYSTEM_FLASH_PSU_QSPI_0_BANKLESS_PART3_SIZE=0x80000

9.2 U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- MAC from eeprom together with uboot and device tree settings:
 - CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0xFA
 - CONFIG_ENV_OVERWRITE=y
 - CONFIG_SYS_I2C_EEPROM_ADDR=0x50
 - CONFIG_SYS_I2C_EEPROM_BUS=7
- Boot Modes:
 - CONFIG_QSPI_BOOT=y
 - CONFIG_SD_BOOT=y
 - # CONFIG_ENV_IS_IN_NAND is not set
 - CONFIG_BOOT_SCRIPT_OFFSET=0x2A40000

Change platform-top.h:

```
#include <configs/xilinx_zynqmp.h>
#no changes
```

¹⁷ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

9.3 Device Tree

project-spec\meta-user\recipes-bsp\device-tree\files\system-user.dtsi

```

/include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

/* gtr */
//https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841716/
//Zynq+Ultrascale+MPSOC+Linux+SI0U+driver

/ {
    refclk3:psgtr_dp_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <27000000>;
    };

    refclk2:psgtr_pcie_usb_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <100000000>;
    };

    refclk1:psgtr_sata_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <150000000>;
    };

    //refclk0:psgtr_unused_clock {
    //    compatible = "fixed-clock";
    //    #clock-cells = <0x00>;
    //    clock-frequency = <100000000>;
    //};
};

&psgtr {
    clocks = <&refclk1 &refclk2 &refclk3>;
    /* ref clk instances used per lane */
    clock-names = "ref1\0ref2\0ref3";
};

/* SD */
&sdhci0 {
    // disable-wp;
    no-1-8-v;
};

```

```

};

&sdhci1 {
    // disable-wp;
    no-1-8-v;
};

/* USB */

&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    snps,usb3_lpm_capable;
    snps,dis_u3_susphy_quirk;
    snps,dis_u2_susphy_quirk;
    phy-names = "usb2-phy","usb3-phy";
    maximum-speed = "super-speed";
};

/* ETH PHY */

&gem3 {
    phy-handle = <&phy0>;
    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

/* QSPI */

&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;
    };
};

/* I2C */

&i2c0 {
    i2cswitch@73 { // u
        compatible = "nxp,pca9548";
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0x73>;
        i2c-mux-idle-disconnect;
        i2c@0 { // MCLK TEBF0808 SI5338A, 570FBB000290DG_unassembled

```

```

        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;
};
i2c@1 { // SFP TEBF0808 PCF8574DWR
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <1>;
};
i2c@2 { // PCIE
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;
};
i2c@3 { // SFP1 TEBF0808
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;
};
i2c@4 { // SFP2 TEBF0808
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <4>;
};
i2c@5 { // TEBF0808 EEPROM
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <5>;
    eeprom: eeprom@50 {
        compatible = "atmel,24c08";
        reg = <0x50>;
    };
};
i2c@6 { // TEBF0808 FMC
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <6>;
};
i2c@7 { // TEBF0808 USB HUB
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <7>;
};
};
i2cswitch@77 { // u
    compatible = "nxp,pca9548";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x77>;
    i2c-mux-idle-disconnect;
    i2c@0 { // TEBF0808 PMOD P1
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;
    };
};
i2c@1 { // i2c Audio Codec
    #address-cells = <1>;

```

```

        #size-cells = <0>;
        reg = <1>;
        /*
        adau1761: adau1761@38 {
            compatible = "adi,adau1761";
            reg = <0x38>;
        };
        */
};
i2c@2 { // TEBF0808 Firefly A
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;
};
i2c@3 { // TEBF0808 Firefly B
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;
};
i2c@4 { //Module PLL Si5338 or SI5345
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <4>;
};
i2c@5 { //TEBF0808 CPLD
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <5>;
};
i2c@6 { //TEBF0808 Firefly PCF8574DWR
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <6>;
};
i2c@7 { // TEBF0808 PMOD P3
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <7>;
};
};
};

```

project-spec\meta-user\recipes-bsp\uboot-device-tree\files\system-user.dtsi

```

#include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

```

```

/* gtr */
//https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841716/
Zynq+Ultrascale+MPSOC+Linux+SI0U+driver

/ {
    refclk3:psgtr_dp_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <27000000>;
    };

    refclk2:psgtr_pcie_usb_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <100000000>;
    };

    refclk1:psgtr_sata_clock {
        compatible = "fixed-clock";
        #clock-cells = <0x00>;
        clock-frequency = <150000000>;
    };

    //refclk0:psgtr_unused_clock {
    //    compatible = "fixed-clock";
    //    #clock-cells = <0x00>;
    //    clock-frequency = <100000000>;
    //};
};

&psgtr {
    clocks = <&refclk1 &refclk2 &refclk3>;
    /* ref clk instances used per lane */
    clock-names = "ref1\0ref2\0ref3";
};

/* SD */
&sdhci0 {
    // disable-wp;
    no-1-8-v;
};

&sdhci1 {
    // disable-wp;
    no-1-8-v;
};

/* USB */

&dwc3_0 {
    status = "okay";
};

```

```

    dr_mode = "host";
    snps,usb3_lpm_capable;
    snps,dis_u3_susphy_quirk;
    snps,dis_u2_susphy_quirk;
    phy-names = "usb2-phy","usb3-phy";
    maximum-speed = "super-speed";
};

/* ETH PHY */

&gem3 {
    phy-handle = <&phy0>;
    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

/* QSPI */

&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <1>;
    };
};

/* I2C */

&i2c0 {
    i2cswitch@73 { // u
        compatible = "nxp,pca9548";
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0x73>;
        i2c-mux-idle-disconnect;
        i2c@0 { // MCLK TEBF0808 SI5338A, 570FBB000290DG_unassembled
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <0>;
        };
        i2c@1 { // SFP TEBF0808 PCF8574DWR
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <1>;
        };
        i2c@2 { // PCIE
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <2>;
        };
        i2c@3 { // SFP1 TEBF0808

```

```

        #address-cells = <1>;
        #size-cells = <0>;
        reg = <3>;
    };
    i2c@4 { // SFP2 TEBF0808
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <4>;
    };
    i2c@5 { // TEBF0808 EEPROM
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <5>;
        eeprom: eeprom@50 {
            compatible = "atmel,24c08";
            reg = <0x50>;
        };
    };
    i2c@6 { // TEBF0808 FMC
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <6>;
    };
    i2c@7 { // TEBF0808 USB HUB
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <7>;
    };
};
i2cswitch@77 { // u
    compatible = "nxp,pca9548";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x77>;
    i2c-mux-idle-disconnect;
    i2c@0 { // TEBF0808 PMOD P1
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;
    };
    i2c@1 { // i2c Audio Codec
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <1>;
        /*
        adau1761: adau1761@38 {
            compatible = "adi,adau1761";
            reg = <0x38>;
        };
        */
    };
    i2c@2 { // TEBF0808 Firefly A
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <2>;
    };
    i2c@3 { // TEBF0808 Firefly B

```



```

        #address-cells = <1>;
        #size-cells = <0>;
        reg = <3>;
    };
    i2c@4 { //Module PLL Si5338 or SI5345
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <4>;
    };
    i2c@5 { //TEBF0808 CPLD
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <5>;
    };
    i2c@6 { //TEBF0808 Firefly PCF8574DWR
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <6>;
    };
    i2c@7 { // TEBF0808 PMOD P3
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <7>;
    };
};
};

```

9.4 FSBL patch

currently not included

9.5 Kernel

Start with **petalinux-config -c kernel**

Changes:

- Only needed to fix JTAG Debug issue:
 - # CONFIG_CPU_IDLE is not set
 - # CONFIG_CPU_FREQ is not set
 - CONFIG_EDAC_CORTEX_ARM64=y
- Support PCIe memory card
 - CONFIG_NVME_CORE=y
 - CONFIG_BLK_DEV_NVME=y
 - # CONFIG_NVME_MULTIPATH is not set
 - # CONFIG_NVME_HWMON is not set
 - # CONFIG_NVME_TCP is not set
 - CONFIG_NVME_TARGET=y
 - # CONFIG_NVME_TARGET_PASSTHRU is not set
 - # CONFIG_NVME_TARGET_LOOP is not set
 - # CONFIG_NVME_TARGET_FC is not set
 - # CONFIG_NVME_TARGET_TCP is not set

- CONFIG_SATA_AHCI=y
- CONFIG_SATA_MOBILE_LPM_POLICY=0
- CONFIG_NVM=y
- CONFIG_NVM_PBLK=y
- CONFIG_NVM_PBLK_DEBUG=y

9.6 Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- For web server app:
 - CONFIG_busybox-httpd=y
- For additional test tools only:
 - CONFIG_i2c-tools=y
 - CONFIG_packagegroup-petalinux-utils=y (util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)

9.7 Applications

See "<project folder>\os\petalinux\project-spec\meta-user\recipes-apps\"

9.7.1 startup

Script App to load init.sh from SD Card if available.

9.7.2 webfwu

Webserver application suitable for ZynqMP access. Need busybox-httpd

10 Additional Software

10.1 SI5345

File location "<project folder>\misc\PLL\Si5345_D\Si5345-*.slabtimeproj"

General documentation how you work with this project will be available on [Si5345](https://wiki.trenz-electronic.de/display/PD/Si5345)¹⁸

¹⁸ <https://wiki.trenz-electronic.de/display/PD/Si5345>

11 App. A: Change History and Legal Notices

11.1 Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.


Date	Document Revision	Authors	Description
 2023-04-13	v.14 (see page 6)	Manuela Strücker ¹⁹	<ul style="list-style-type: none"> new assembly variants
2022-11-21	v.11	Manuela Strücker	<ul style="list-style-type: none"> update board part files compatible to Vivado 2021.2.1
2022-09-06	v.9	Manuela Strücker	<ul style="list-style-type: none"> new assembly variant
2022-03-10	v.6	Manuela Strücker	<ul style="list-style-type: none"> update chapter QSPI-Boot mode update chapter Usage update SI5345
2022-02-24	v.3	Manuela Strücker	<ul style="list-style-type: none"> bugfix (read MAC from EEPROM)
2022-02-03	v.2	John Hartfiel	<ul style="list-style-type: none"> initial release
--	all	John Hartfiel ²⁰ , Manuela Strücker ²¹	--

Table 12: Document change history.

11.2 Legal Notices

11.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

¹⁹ <https://wiki.trenz-electronic.de/display/~m.struecker>

²⁰ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

²¹ <https://wiki.trenz-electronic.de/display/~m.struecker>

11.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

11.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

11.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

11.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

11.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

11.9 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](http://guidance.echa.europa.eu/)²². The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to

²² <http://guidance.echa.europa.eu/>

provide safety data sheet. According to present knowledge and to best of our knowledge, no **SVHC (Substances of Very High Concern) on the Candidate List**²³ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the **European Chemicals Agency (ECHA)**²⁴.

RoHS


Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07

²³ <https://echa.europa.eu/candidate-list-table>

²⁴ <http://www.echa.europa.eu/>